

GX9208 14 Bit, 3GSPS, JESD204B, Dual ADC

FEATURES

- JESD204B (Subclass 1) coded serial digital outputs Support for lane rates up to 15 Gbps per lane
- 1.5 W total power per channel at 3 GSPS (default settings)
- DC supply: 0.975 V、1.9V 和 2.5 V
- Amplitude detect bits for efficient AGC implementation
- Serial port control
 - Integer clock with divide by 2 and divide by 4 options
 - Flexible JESD204B lane configurations
- On-chip dither

FUNCTIONAL BLOCK DIAGRAM




Figure 1 Functional Module Diagram

CONTENTS

FEATURES.....	1	PROGRAMMABLE FIR FILTERS.....	30
APPLICATIONS.....	1	SUPPORTED MODES.....	30
FUNCTIONAL BLOCK DIAGRAM.....	1	PROGRAMMING INSTRUCTIONS.....	32
GENERAL DESCRIPTION.....	5	DIGITAL DOWNCONVERTER (DDC).....	36
PRODUCT HIGHLIGHTS.....	5	DDC I/Q INPUT SELECTION.....	36
SPECIFICATIONS.....	6	DDC I/Q OUTPUT SELECTION.....	36
DC SPECIFICATIONS.....	6	DDC GENERAL DESCRIPTION.....	36
ADC AC SPECIFICATIONS.....	7	DDC Frequency Translation Stage (Optional).....	37
DIGITAL SPECIFICATIONS.....	8	DDC Filtering Stage.....	37
SWITCHING SPECIFICATIONS.....	9	DDC Gain Stage (Optional).....	37
TIMING SPECIFICATIONS.....	11	DDC Complex to Real Conversion Stage (Optional).....	37
ABSOLUTE MAXIMUM RATINGS.....	13	DDCFREQUENCY TRANSLATION.....	40
ESD CAUTION.....	13	DDC Frequency Translation General Description.....	40
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS.....	14	Variable IF Mode.....	40
TYPICAL PERFORMANCE CHARACTERISTICS.....	17	0 Hz IF (ZIF) Mode.....	40
EQUIVALENT CIRCUITS.....	20	fs/4 Hz IF Mode.....	40
THEORY OF OPERATION.....	22	Test Mode.....	40
ADC ARCHITECTURE.....	22	DDC NCO Description.....	42
ANALOG INPUT CONSIDERATIONS	22	DDC NCO Programmable Modulus Mode.....	42
Differential Input Configurations.....	22	DDC NCO Coherent Mode.....	42
Absolute Maximum Input Swing.....	23	NCO FTW/POW/MAW/MAB Description	43
CLOCK INPUT CONSIDERATIONS....	23	NCO FTW/POW/MAW/MAB Programmable Modulus Mode.....	43
Input Clock Divider.....	24	NCO FTW/POW/MAW/MAB Coherent Mode.....	45
Clock Coupling Considerations.....	25	NCO Channel Selection.....	46
Clock Jitter Considerations.....	25		
ADC OVERRANGE AND FAST DETECT ...	28		
ADC OVERRANGE.....	28		
FAST THRESHOLD DETECTION (FD_A AND FD_B).....	28		

GX9208

Setting Up the Multichannel NCO	
Feature.....	49
NCO Synchronization.....	49
NCO Multichip Synchronization.....	50
NCO Multichip Synchronization at Startup.....	51
NCO Multichip Synchronization During Normal Operation.....	51
DDC Mixer Description.....	52
DDC NCO+Mixer Loss and SFDR .	52
DDC DECIMATION FILTERS.....	52
HB4 Filter Description.....	55
HB3 Filter Description.....	55
HB2 Filter Description.....	56
HB1 Filter Description.....	57
TB1 Filter Description.....	60
FB2 Filter Description.....	62
DDC GAIN STAGE.....	63
DDC COMPLEX TO REAL CONVERSION.....	63
DDC MIXED DECIMATION SETTINGS	64
DDC EXAMPLE CONFIGURATIONS .	66
SPORT OVER JESD204B.....	71
DIGITAL OUTPUTS.....	73
INTRODUCTION TO THE JESD204B INTERFACE.....	73
JESD204B OVERVIEW.....	73
FUNCTIONAL OVERVIEW.....	75
Transport Layer.....	75
Data Link Layer.....	75
Physical Layer.....	76
JESD204B LINK ESTABLISHMENT....	76
Initial Lane Alignment Sequence (ILAS).....	76
User Data and Error Detection.....	77
8-Bit/10-Bit Encoder.....	77
PHYSICAL LAYER (DRIVER)	
OUTPUTS.....	78
Digital Outputs, Timing, and Controls	78
Phase-Locked Loop (PLL).....	79
$f_s \times 4$ MODE.....	79
SETTING UP THE GX9208 DIGITAL INTERFACE.....	80
DETERMINISTIC LATENCY.....	92
SUBCLASS 0 OPERATION.....	92
SUBCLASS 1 OPERATION.....	92
Deterministic Latency Requirements.....	92
MULTICHIP SYNCHRONIZATION.....	94
NORMAL MODE.....	94
TIMESTAMP MODE.....	94
SYSREF Control Features.....	97
SYSREF±SETUP/HOLD WINDOW MONITOR.....	100
TEST MODES.....	102
ADC TEST MODES.....	102
JESD204B BLOCK TEST MODES.....	102
Transport Layer Sample Test Mode	103
Interface Test Modes.....	103
Data Link Layer Test Modes.....	104
SERIAL PORT INTERFACE.....	106
CONFIGURATION USING THE SPI...106	
HARDWARE INTERFACE.....	107

SPI ACCESSIBLE FEATURES.....	107	Channel Specific Registers.....	164
MEMORY MAP.....	108	SPI Soft Reset.....	164
READING THE MEMORY MAP		OUTLINE DIMENTIONS.....	165
REGISTER TABLE.....	108	ORDERING GUIDE.....	166

GENERAL DESCRIPTION

The GX9208 is a dual, 14-bit, 3 GSPS analog-to-digital converter (ADC). The device has an on-chip buffer and a sample-and-hold circuit designed for low power, small size, and ease of use. This product is designed to support communications applications capable of direct sampling wide bandwidth analog signals of up to 5 GHz. The GX9208 is optimized for wide input bandwidth, high sampling rate, excellent linearity, and low power in a small package.

The dual ADC cores feature a multistage, differential pipelined architecture with integrated output error correction logic. Each ADC features wide bandwidth inputs supporting a variety of user-selectable input ranges. An integrated voltage reference eases design considerations. The analog input and clock signals are differential inputs.

The programmable threshold detector allows monitoring of the incoming signal power using the fast detect control bits in Register 0x0245 of the ADC. If the input signal level exceeds the programmable threshold, the fast detect indicator goes high. Because this threshold indicator has low latency, the user can quickly turn down the system gain to avoid an overrange condition at the ADC input. In addition to the fast detect outputs, the GX9208 also offers signal monitoring capability. The signal monitoring block provides additional information about the signal being digitized by the ADC.

The user can configure the Subclasss 1 JESD204B-based high speed serialized output in a variety of one-lane, two-lane, four-lane, and eight-lane configurations, depending on the DDC configuration and the acceptable lane rate of the receiving logic device. Multidevice synchronization is supported through the SYSREF \pm and SYNCINB \pm input pins.

The GX9208 has flexible power-down options that allow significant power savings when desired. All of these features can be programmed using a 3-wire serial port interface (SPI).

The GX9208 is available in a 196-ball BGA, specified over the -40°C to $+85^{\circ}\text{C}$ ambient temperature range.

PRODUCT HIGHLIGHTS

- Supports direct radio frequency (RF) sampling of signals up to about 5 GHz.
- A SPI controls various product features and functions to meet specific system requirements.
- Programmable fast overrange detection and signal monitoring.
- 12 mm \times 12 mm, 196-ball BGA, On-chip temperature diode for system thermal management.

SPECIFICATIONS

DC SPECIFICATIONS

AVDD1 = 0.975V, AVDD1_SR = 0.975V, AVDD3 = 2.5V, DVDD = 0.975V, DRVDD1 = 0.975V, SPIVDD = 1.9V, specified maximum sampling rate, 1.6 V_{P-P}full-scale differential input, input amplitude A_{IN} = -2.0 dBFS, L=8, M=2, F=1, -10°C ≤ T_J ≤ +120°C¹. unless otherwise noted. Typical specifications represent performance at T_J=70°C (T_A=25°C) .

Table 1 ADC DC Specifications

Parameter	Min	Typ	Max	Unit
Resolution		14		Bit
No Missing Codes		Guaranteed		
Offset Error		0		%FSR
Gain Error				%FSR
Gain Matching		0.7		%FSR
Differential Nonlinearity (DNL)		±0.66		LSB
Integral Nonlinearity (INL)		±6		LSB
Internal Voltage Reference		1		V
Input-referred noise		5		LSB rms
Analog Differential Input Voltage Range	1.1	1.6	1.6	V _{P-P}
Differential Input Capacitance		0.35		pF
Common-Mode Voltage (V _{CM})		1.4		V
AVDD1 Supply Voltage	0.95	0.975	1.0	V
AVDD3 Supply Voltage	2.44	2.5	2.56	V
DVDD Supply Voltage	0.95	0.975	1.0	V
DRVDD1 Supply Voltage	0.95	0.975	1.0	V
SPIVDD Supply Voltage	1.85	1.9	1.95	V
I _{AVDD1} Supply Current		95		mA
I _{AVDD3} Supply Current		840		mA
I _{DVDD} Supply Current		800		mA
I _{DRVDD1} Supply Current ²		50		mA
I _{SPIVDD} Supply Current		0.5		mA
Total Power Dissipation		2.998		W
Power-Down Dissipation		93.3		mW

- (1) The junction temperature (T_J) range of -10°C to +120°C translates to an ambient temperature (T_A) range of -40°C to +85°C.
- (2) All lanes running. Power dissipation on DRVDD1 changes with lane rate and number of lanes used.
- (3) Can be controlled by the SPI.