Digital receivers are available with dual channel 14-bit ADC GX9251 (AD9251 compatible)
Time:2024-09-18
Views:446
Multi-mode digital receiver is composed of direct IF sampling, digital down-conversion, extraction filtering, shaping filtering, timing synchronization, carrier synchronization, multi-mode demodulation/decoding and data recovery. Among them, the sampling rate is greatly reduced at the same time also greatly reduces the burden of subsequent digital signal processing. This part is accomplished by using an anti-alias bandpass oscillator and a high-speed analog-to-digital converter, whose main parameter is the sampling frequency.
In the system hardware scheme design, the analog signal is first amplified by an operational amplifier signal, and then the output is sent to the ADC sampling, in summary, the GXSC ADC GX9251 can be used as a receiver sampling, sampling 1.8V power supply, the sampling rate of 20MSPS/40MSPS/65MSPS/80MSPS can be selected, the GX9251 is also built-in high-performance sampling retention The GX9251 also has a built-in high-performance sample-hold circuit and an on-chip reference voltage source.

The GX9251 utilizes a multi-stage differential pipeline architecture with built-in output error correction logic that provides 14-bit accuracy at 80MSPS data rate and guarantees no loss of code over the entire operating temperature range.The GX9251 has a variety of built-in features that allow for optimal flexibility and lowest system cost, such as programmable clock and data alignment, generation of programmable digital test codes, etc. The GX9251 is also equipped with a built-in high performance sample hold circuit and an on-chip reference voltage source. Programmable clock and data alignment, generation of programmable digital test codes, etc. Digital test codes available include built-in fixed and pseudo-random codes, as well as user-defined test codes entered through the serial port interface (SPI).
GX9251 Key Performance:
- 1.8V to 3.3V output power supply
- Low power consumption: 32mW per channel (20MSPS); 68mW per channel (80MSPS)
- Signal-to-Noise Ratio (SNR): 74.4dBFS (30.5MHz input) 70dBFS (200MHz input)
- Spurious Free Dynamic Range (SFDR): 82dBc (30.5MHz input) 74dBc (200MHz input)
- Differential Nonlinearity (DNL): ±0.75LSB (typical)
- On-chip reference voltage source and sample-and-hold circuitry
- Available in RoHS compliant 64-pin QFN package
- Available in QFN64 package for full compatibility with AD9251